library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity MT9V032 is
  port(TW_Clk : in std_logic;
       TW_Data : inout std_logic);
end MT9V032;
